TA Document 2002008
Specification of high-speed transmission of DV

March 20, 2003

Sponsored by:
1394 Trade Association

Accepted for Release by:
1394 Trade Association Board of Directors.

Abstract:
This specification defines the packetization of a source packet, the structure of the CIP header, transmission timing for high-speed transmission of SD-DVCR, HD-DVCR and SDL-DVCR.

Keywords:
High-speed transmission, Transmission rate
1394 Trade Association Specifications are developed within Working Groups of the 1394 Trade Association, a non-profit industry association devoted to the promotion of and growth of the market for IEEE 1394-compliant products. Participants in working groups serve voluntarily and without compensation from the Trade Association. Most participants represent member organizations of the 1394 Trade Association. The specifications developed within the working groups represent a consensus of the expertise represented by the participants.

Use of a 1394 Trade Association Specification is wholly voluntary. The existence of a 1394 Trade Association Specification is not meant to imply that there are not other ways to produce, test, measure, purchase, market or provide other goods and services related to the scope of the 1394 Trade Association Specification. Furthermore, the viewpoint expressed at the time a specification is accepted and issued is subject to change brought about through developments in the state of the art and comments received from users of the specification. Users are cautioned to check to determine that they have the latest revision of any 1394 Trade Association Specification.

Comments for revision of 1394 Trade Association Specifications are welcome from any interested party, regardless of membership affiliation with the 1394 Trade Association. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments.

Interpretations: Occasionally, questions may arise about the meaning of specifications in relationship to specific applications. When the need for interpretations is brought to the attention of the 1394 Trade Association, the Association will initiate action to prepare appropriate responses.

Comments on specifications and requests for interpretations should be addressed to:

Editor, 1394 Trade Association
1111 South Main Street, Suite 122
Grapevine, TX 76051, USA

1394 Trade Association Specifications are adopted by the 1394 Trade Association without regard to patents which may exist on articles, materials or processes or to other proprietary intellectual property which may exist within a specification. Adoption of a specification by the 1394 Trade Association does not assume any liability to any patent owner or any obligation whatsoever to those parties who rely on the specification documents. Readers of this document are advised to make an independent determination regarding the existence of intellectual property rights, which may be infringed by conformance to this specification.
Table of contents

1. Overview .......................................................................................................................... 5
   1.1 Purpose ...................................................................................................................... 5
   1.2 Scope ........................................................................................................................ 5

2. References .......................................................................................................................... 6

3. Definitions .......................................................................................................................... 7
   3.1 Conformance levels ................................................................................................. 7
   3.2 Glossary of terms ...................................................................................................... 7
   3.3 Acronyms and abbreviations ................................................................................... 7

4. SD-DVCR transmission ........................................................................................................ 8
   4.1 Construction of 1394 packet .................................................................................... 8
      4.1.1 Packetization of source packet of the SD-DVCR data stream ......................... 8
      4.1.2 Transmission order of video frames for high-speed transmission ................ 8
   4.2 CIP header ................................................................................................................ 8
      4.2.1 CIP header for SD-DVCR data stream .............................................................. 8
      4.2.2 FDF area ........................................................................................................... 8
      4.2.3 DBC values ...................................................................................................... 9
      4.2.4 CIP header for 1250-50 system ................................................................. ... 9
      4.2.5 CIP header for 625-50 system ...................................................................... 9
   4.3 Transmission timing ................................................................................................. 10

5. HD-DVCR transmission ....................................................................................................... 11
   5.1 Construction of 1394 packet .................................................................................... 11
      5.1.1 Packetization of source packet of the HD-DVCR data stream ....................... 11
      5.1.2 Transmission order of video frames for high-speed transmission ............... 11
   5.2 CIP header ................................................................................................................ 11
      5.2.1 CIP header for HD-DVCR data stream ........................................................... 11
      5.2.2 FDF area ......................................................................................................... 11
      5.2.3 DBC values ..................................................................................................... 11
      5.2.4 CIP header for 1125-60 system ................................................................... 12
      5.2.5 CIP header for 1250-50 system ................................................................ 12
   5.3 Transmission timing ................................................................................................. 12

6. SDL-DVCR transmission .................................................................................................... 14
   6.1 Construction of 1394 packet .................................................................................... 14
      6.1.1 Packetization of source packet of the SDL-DVCR data stream .................... 14
      6.1.2 Transmission order of video frames for high-speed transmission .............. 14
   6.2 CIP header ................................................................................................................ 14
      6.2.1 CIP header for SDL-DVCR data stream ......................................................... 14
      6.2.2 FDF area ......................................................................................................... 14
      6.2.3 DBC values ..................................................................................................... 14
      6.2.4 CIP header for SDL-525-60 system ......................................................... ... 15
      6.2.5 CIP header for SDL-625-50 system ............................................................... 15
   6.3 Transmission timing ................................................................................................. 15

Annex A: Procedure for high-speed transmission (informative) ................................................. 17
   A.1 general ..................................................................................................................... 17
   A.2 Examples of typical procedure ................................................................................. 17
      A.2.1 Example 1 ........................................................................................................... 17
      A.2.2 Example 2 ......................................................................................................... 18
List of figures

Figure 4.1 – CIP header for DVCR .................................................................8
Figure A.1 – Data flow when a controller is embedded in a destination device........17
Figure A.2 – Data flow when a controller is embedded in a source device.............18
1. Overview

1.1 Purpose

Purpose of this specification is to define the packet format for high-speed transmission. This is the extension to the definition in IEC 61883-2[R4], IEC 61883-3[R5], IEC 61883-5[R6].

1.2 Scope

This specification defines the packetization of a source packet, the structure of the CIP header and transmission timing for high-speed transmission that means faster than real-time transmission. It contains the specification of SD-DVCR, HD-DVCR and SDL-DVCR. Typical procedure for high-speed transmission is described in Annex.

The extension to the definition for SD-DVCR described in clause 4 will be reflected in maintenance of IEC 61883-2[R4].

The extension to the definition for HD-DVCR described in clause 5 will be reflected in maintenance of IEC 61883-3[R5].

The extension to the definition for SDL-DVCR described in clause 6 will be reflected in maintenance of IEC 61883-5[R6].
2. References

The following standards contain provisions, which through reference in this document, constitute provisions of this standard. All the standards listed are normative references. Informative references are given in Annex A. At the time of publication, the editions indicated were valid. All standards are subject to revision, and parties to agreements based on this standard are encouraged to investigate the possibility of applying the most recent editions of the standards indicated below.


[R2] IEEE Std 1394a-2000, Standard for a High Performance Serial Bus – Amendment 1


[R8] TA document 2001017, AV/C Tape Recorder/Player Subunit Specification 2.2
3. Definitions

3.1 Conformance levels

3.1.1 expected: A key word used to describe the behavior of the hardware or software in the design models assumed by this Specification. Other hardware and software design models may also be implemented.

3.1.2 may: A key word that indicates flexibility of choice with no implied preference.

3.1.3 shall: A key word indicating a mandatory requirement. Designers are required to implement all such mandatory requirements.

3.1.4 should: A key word indicating flexibility of choice with a strongly preferred alternative. Equivalent to the phrase is recommended.

3.1.5 reserved fields: A set of bits within a data structure that are defined in this specification as reserved, and are not otherwise used. Implementations of this specification shall zero these fields. Future revisions of this specification, however, may define their usage.

3.1.6 reserved values: A set of values for a field that are defined in this specification as reserved, and are not otherwise used. Implementations of this specification shall not generate these values for the field. Future revisions of this specification, however, may define their usage.

NOTE — The IEEE is investigating whether the “may, shall, should” and possibly “expected” terms will be formally defined by IEEE. If and when this occurs, draft editors should obtain their conformance definitions from the latest IEEE style document.

3.2 Glossary of terms

3.2.1 byte: Eight bits of data, used as a synonym for octet.


3.2.3 quadlet: Four bytes of data.

3.3 Acronyms and abbreviations

AV/C Audio Video Control
IEEE The Institute of Electrical and Electronics Engineers, Inc.
4. SD-DVCR transmission

4.1 Construction of 1394 packet

4.1.1 Packetization of source packet of the SD-DVCR data stream

A source packet shall not be divided and shall be equal to a data block.

Data blocks transmitted in an IEEE 1394 isochronous cycle shall be determined according to the TR value in the CIP header (see 4.2.2). An empty packet is placed in any cycle with no data block.

Where TR value is
- 002 (1x), One or no data block is transmitted
- 012 (2x), Two or no data block are transmitted
- 102 (4x), Four or no data block are transmitted

The SYT field of the CIP header (see 4.2.1, 4.2.2) is used to synchronize transmitter and receiver.

4.1.2 Transmission order of video frames for high-speed transmission

Transmission order of data within one video frame is defined in IEC 61883-2[R4] Figure 1 and Figure 2. For high-speed transmission, transmission order of each video frame data shall follow the time sequence.

4.2 CIP header

4.2.1 CIP header for SD-DVCR data stream

The structure of the CIP header for the SD-DVCR data stream is conform to the two-quadlet CIP header format with SYT (see 6.2.1 of IEC 61883-1[R3]). The whole structure including the details of FDF is shown in figure 4.1. The value of FMT shall be set to 0000002 to indicate the DVCR signal.

4.2.2 FDF area

The Definition of the components of FDF is given as follows.

50/60 : Field system
- 0 = 60 field system
- 1 = 50 field system

STYPE : Signal type of video signal in combination with 50/60 flag as shown in table 1 of IEC 61883-2[R4].

<table>
<thead>
<tr>
<th>0</th>
<th>0</th>
<th>SID</th>
<th>DBS</th>
<th>FN</th>
<th>QPC</th>
<th>SYT</th>
<th>DBC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>FMT</td>
<td>50</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 4.1 – CIP header for DVCR
TR : TR indicates transmission rate with following values
002 = 1x (normal transmission rate)
others = Defined dependent on STYPE

Where STYPE is 000002, TR is defined as follows.
TR : 012 = 2x
    102 = 4x
    112 = Reserved for future definition

SYT: Time stamp of video frame synchronization (see 6.2.1 of IEC 61883-1[R3])

4.2.3 DBC values
Increments of DBC value shall be determined according to the TR values.

Where TR value is
- 002 (1x), the DBC value increments with 1.
- 012 (2x), the DBC value is a multiple of 2.
- 102 (4x), the DBC value is a multiple of 4.

4.2.4 CIP header for 525-60 system
For the 525-60 system, the values of the CIP header components are as follows.

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBS</td>
<td>011110002</td>
</tr>
<tr>
<td>FN</td>
<td>002</td>
</tr>
<tr>
<td>QPC</td>
<td>0002</td>
</tr>
<tr>
<td>SPH</td>
<td>0</td>
</tr>
<tr>
<td>DBC</td>
<td>(see 4.2.3)</td>
</tr>
<tr>
<td>FMT</td>
<td>0000002</td>
</tr>
<tr>
<td>50/60</td>
<td>0</td>
</tr>
<tr>
<td>STYPE</td>
<td>00002</td>
</tr>
<tr>
<td>TR</td>
<td>002 = 1x, 012 = 2x, 102 = 4x</td>
</tr>
</tbody>
</table>

4.2.5 CIP header for 625-50 system
For the 625-50 system, the values of the CIP header components are as follows.

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBS</td>
<td>011110002</td>
</tr>
<tr>
<td>FN</td>
<td>002</td>
</tr>
<tr>
<td>QPC</td>
<td>0002</td>
</tr>
<tr>
<td>SPH</td>
<td>0</td>
</tr>
<tr>
<td>DBC</td>
<td>(see 4.2.3)</td>
</tr>
<tr>
<td>FMT</td>
<td>0000002</td>
</tr>
<tr>
<td>50/60</td>
<td>1</td>
</tr>
<tr>
<td>STYPE</td>
<td>000002</td>
</tr>
<tr>
<td>TR</td>
<td>002 = 1x, 012 = 2x, 102 = 4x</td>
</tr>
</tbody>
</table>
4.3 Transmission timing

The transmitter shall transmit a time stamp value in the SYT field once every video frame period. The time stamp should be transmitted in a packet which meets the following conditions:

- \( \text{packet\_arrival\_time\_L} \leq \text{time\_stamp\_value} \)
- \( \text{time\_stamp\_value} - \text{transmission\_delay\_limit} \leq \text{packet\_arrival\_time\_F} \)

where

- \( \text{packet\_arrival\_time\_F} \) is the cycle time when the first bit of the packet which has the time stamp has arrived at the receiver;
- \( \text{packet\_arrival\_time\_L} \) is the cycle time when the last bit of the packet which has the time stamp has arrived at the receiver;
- \( \text{transmission\_delay\_limit} = 450 \) us.

In case of Hx (H = 1,2,4) transmission, KH data blocks are transmitted in a video frame period M using K isochronous packets. Isochronous packet \( n \) contains \( H \) data blocks of \( nH, nH+1, \ldots \) and \( (n+1)H-1 \).

The isochronous packet \( n \) of a video frame period M should be transmitted on the following conditions (\( n = 0, \ldots ,K-1 \)):

- \( \text{packet\_arrival\_time\_L} \leq \text{nominal\_timing\_for\_isochronous\_packet\_n} \)
- \( \text{nominal\_timing\_for\_isochronous\_packet\_n} - \text{transmission\_delay\_limit} \leq \text{packet\_arrival\_time\_F} \)

where

- \( \text{packet\_arrival\_time\_F} \) is the cycle time when the first bit of the isochronous packet \( n \) has arrived at the receiver;
- \( \text{packet\_arrival\_time\_L} \) is the cycle time when the last bit of the isochronous packet \( n \) has arrived at the receiver;
- \( K \) is the number of isochronous packets without empty packets in a video frame period.

- \( K = 250 \) (525-60 system)
- \( K = 300 \) (625-50 system)

Nominal timing for isochronous packet \( n = T_M + (T_{M+1} - T_M) \times n/K \)

\( T_M \) is the time stamp for video frame period M transmitted in the SYT field.
5. HD-DVCR transmission

5.1 Construction of 1394 packet

5.1.1 Packetization of source packet of the HD-DVCR data stream

A source packet shall not be divided and shall be equal to a data block.

Data blocks transmitted in an IEEE 1394 isochronous cycle shall be determined according to the TR value in the CIP header (see 5.2.2). An empty packet is placed in any cycle with no data block.

Where TR value is:
- 002 (1x), One or no data block is transmitted
- 012 (2x), Two or no data block are transmitted
- 102 (4x), Four or no data block are transmitted

The SYT field of the CIP header (see 5.2.1) is used to synchronize transmitter and receiver.

5.1.2 Transmission order of video frames for high-speed transmission

Transmission order of data within one video frame is defined in IEC 61883-3[R5] Figure 1 and Figure 2. For high-speed transmission, transmission order of each video frame data shall follow the time sequence.

5.2 CIP header

5.2.1 CIP header for HD-DVCR data stream

The structure of the CIP header for the HD-DVCR data stream is the same as the structure of the CIP header for the SD-DVCR data stream (see 4.2.1). The DBS for HD takes different values from that for SD through the difference of data block size as given in 4.1 of IEC 61883-3[R5].

5.2.2 FDF area

The STYPE takes different values as shown in table 1 of IEC 61883-2[R4].

Where STYPE is 000102, TR is defined as follows.

\[
\begin{align*}
TR &: 01_2 = 2x \\
   & 10_2 = 4x \\
   & 11_2 = \text{Reserved for future definition}
\end{align*}
\]

5.2.3 DBC values

Increments of DBC value shall be determined according to the TR value.

Where TR value is:
- 002 (1x), the DBC value increments with 1.
- 012 (2x), the DBC value is a multiple of 2.
- 102 (4x), the DBC value is a multiple of 4.
5.2.4 CIP header for 1125-60 system

For the 1125-60 system, the values of the CIP header components are as follows.

- DBS: 11110000
- FN: 00
- QPC: 000
- SPH: 0
- DBC: (see 5.2.3)
- FMT: 0000002
- 50/60: 0
- STYPE: 00010
- TR: 002 = 1x, 012 = 2x, 102 = 4x

5.2.5 CIP header for 1250-50 system

For the 1250-50 system, the values of the CIP header components are as follows.

- DBS: 11110000
- FN: 00
- QPC: 000
- SPH: 0
- DBC: (see 5.2.3)
- FMT: 0000002
- 50/60: 1
- STYPE: 00010
- TR: 002 = 1x, 012 = 2x, 102 = 4x

5.3 Transmission timing

The transmitter shall transmit a time stamp value in the SYT field once every video frame period. The time stamp should be transmitted in a packet which meets the following conditions:

- \[ \text{packet\_arrival\_time\_L} \leq \text{time\_stamp\_value} \]
- \[ \text{time\_stamp\_value} - \text{transmission\_delay\_limit} \leq \text{packet\_arrival\_time\_F} \]

where

- \( \text{packet\_arrival\_time\_F} \) is the cycle time when the first bit of the packet which has the time stamp has arrived at the receiver;
- \( \text{packet\_arrival\_time\_L} \) is the cycle time when the last bit of the packet which has the time stamp has arrived at the receiver;
- \( \text{transmission\_delay\_limit} = 450 \text{ us} \)

In case of Hx (H = 1, 2, 4) transmission, KH data blocks are transmitted in a video frame period M using K isochronous packets. Isochronous packet n contains H data blocks of nH, nH+1, ... and (n+1)H-1.

The isochronous packet n of a video frame period M should be transmitted on the following conditions (n = 0, ... ,K-1):
- \( \text{packet\_arrival\_time\_L} \leq \text{nominal\ timing\ for\ isochronous\ packet\ n} \)
- \( \text{nominal\ timing\ for\ isochronous\ packet\ n} - \text{transmission\ delay\ limit} \leq \text{packet\ arrival\ time\ F} \)

where

- \( \text{packet\ arrival\ time\ F} \) is the cycle time when the first bit of the isochronous packet \( n \) has arrived at the receiver;
- \( \text{packet\ arrival\ time\ L} \) is the cycle time when the last bit of the isochronous packet \( n \) has arrived at the receiver;
- \( K \) is the number of isochronous packets without empty packets in a video frame period.

\[
K = 250 \text{ (1125-60 system)} \\
K = 300 \text{ (1250-50 system)} 
\]

Nominal timing for isochronous packet \( n = T_M + (T_{M+1} - T_M) \times n/K \)

\( T_M \) is the time stamp for video frame period \( M \) transmitted in the SYT field.
6. SDL-DVCR transmission

6.1 Construction of 1394 packet

6.1.1 Packetization of source packet of the SDL-DVCR data stream

A source packet shall not be divided and shall be equal to a data block.

Data blocks transmitted in an IEEE 1394 isochronous cycle shall be determined according to the TR value in the CIP header (see 6.2.2). An empty packet is placed in any cycle with no data block.

Where TR value is
- 00₂ (1x), One or no data block is transmitted
- 01₂ (2x), Two or no data block are transmitted
- 10₂ (4x), Four or no data block are transmitted

The SYT field of the CIP header (see 6.2.1) is used to synchronize transmitter and receiver.

6.1.2 Transmission order of video frames for high-speed transmission

Transmission order of data within one video frame is defined in IEC 61883-5[R6] Figure 1 and Figure 2. For high-speed transmission, transmission order of each video frame data shall follow the time sequence.

6.2 CIP header

6.2.1 CIP header for SDL-DVCR data stream

The structure of the CIP header for the SDL-DVCR data stream is the same as the structure of the CIP header for the SD-DVCR data stream (see 4.2.1). The DBS for SDL takes a different value from that for SD through the difference of data block size as given in 4.1 of IEC 61883-5[R6].

6.2.2 FDF area

The STYPE takes different values as shown in table 1 of IEC 61883-2[R4].

Where STYPE is 0000₁₂, TR is defined as follows.

\[
\begin{align*}
\text{TR} : & \quad 01₂ = 2x \\
& \quad 10₂ = 4x \\
& \quad 11₂ = \text{Reserved for future definition}
\end{align*}
\]

6.2.3 DBC values

Increments of DBC value shall be determined according to the TR value.

Where TR value is
- 00₂ (1x), the DBC value increments with 1.
- 01₂ (2x), the DBC value is a multiple of 2.
- 10₂ (4x), the DBC value is a multiple of 4.
6.2.4 CIP header for SDL525-60 system

For the SDL525-60 system, the values of the CIP header components are as follows.

- DBS: 00111100_2
- FN: 00_2
- QPC: 000_2
- SPH: 0
- DBC: (see 6.2.3)
- FMT: 000000_2
- 50/60: 0
- STYPE: 00001_2
- TR: 00_2 = 1x, 01_2 = 2x, 10_2 = 4x

6.2.5 CIP header for SDL625-50 system

For the SDL625-50 system, the values of the CIP header components are as follows.

- DBS: 00111100_2
- FN: 00_2
- QPC: 000_2
- SPH: 0
- DBC: (see 6.2.3)
- FMT: 000000_2
- 50/60: 1
- STYPE: 00001_2
- TR: 00_2 = 1x, 01_2 = 2x, 10_2 = 4x

6.3 Transmission timing

The transmitter shall transmit a time stamp value in the SYT field once every video frame period. The time stamp should be transmitted in a packet which meets the following conditions:

- \( \text{packet\_arrival\_time\_L} \leq \text{time stamp value} \)
- \( \text{time stamp value} - \text{transmission\_delay\_limit} \leq \text{packet\_arrival\_time\_F} \)

where

- \( \text{packet\_arrival\_time\_F} \) is the cycle time when the first bit of the packet which has the time stamp has arrived at the receiver;
- \( \text{packet\_arrival\_time\_L} \) is the cycle time when the last bit of the packet which has the time stamp has arrived at the receiver;
- \( \text{transmission\_delay\_limit} = 450 \text{ us} \).

In case of Hx (H = 1,2,4) transmission, KH data blocks are transmitted in a video frame period M using K isochronous packets. Isochronous packet n contains H data blocks of nH, nH+1, ... and (n+1)H-1.

The isochronous packet n of a video frame period M should be transmitted on the following conditions (n = 0, ..., K-1).
packet_arrival_time_L \leq \text{nominal timing for isochronous packet } n

\text{nominal timing for isochronous packet } n - \text{transmission_delay_limit} \leq \text{packet_arrival_time_F}

where

\text{packet_arrival_time_F is the cycle time when the first bit of the isochronous packet } n \text{ has arrived at the receiver;}

\text{packet_arrival_time_L is the cycle time when the last bit of the isochronous packet } n \text{ has arrived at the receiver;}

K \text{ is the number of isochronous packets without empty packets in a video frame period.}

K = 250 \text{ (SDL 525-60 system)}
K = 300 \text{ (SDL 625-50 system)}

\text{Nominal timing for isochronous packet } n = T_M + (T_{M+1} - T_M) \times n/K

T_M \text{ is the time stamp for video frame period } M \text{ transmitted in the SYT field.}
7. Annexes

Annex A: Procedure for high-speed transmission (informative)

A.1 General

This annex provides a guideline for command based high-speed transmission between a source device and a destination device.

Devices which support high-speed transmission should implement INPUT PLUG SIGNAL FORMAT control and OUTPUT PLUG SIGNAL FORMAT control command defined in AV/C Digital Interface Command Set General Specification[R7] to configure a serial bus input plug and a serial bus output plug to the designated format.

Examples of typical procedure for high-speed transmission are described as follows.

A.2 Examples of typical procedure

A.2.1 Example 1

A controller is embedded in a destination device as shown in Figure A.1.

![Figure A.1 – Data flow when a controller is embedded in a destination device]

1) Inquiry of command implementation

A controller checks if a source device implements OUTPUT PLUG SIGNAL FORMAT control command using SPECIFIC INQUIRY command. The controller can confirm the source device implements the corresponding transmission rate by setting the TR bits in the FDF to values other than 002. If the source device responds IMPLEMENTED, then the following procedure is proceeded.

Note: INQUIRY from the controller is not necessary for every event. Once implementation is confirmed, this step can be skipped.

2) Configure serial bus output plug

A controller configures a serial bus output plug of a source device using OUTPUT PLUG SIGNAL FORMAT control command. For example, when the controller makes the source device set in high-speed transmission, the controller uses OUTPUT PLUG SIGNAL FORMAT control command where the TR bits in the FDF has values other than 002.

3) Establish connections

A connection between a source device and a destination device is established according to the procedure described in IEC61883-1[R3].
4) **Start high-speed reproduction**

A controller instructs a source device to start high-speed reproduction using PLAY control command with FORWARD playback mode defined in AV/C Tape Recorder/Player Subunit Specification[R8]. When the command is ACCEPTED, the source device starts to reproduce and transmit data in the transmission rate that has been configured by the OUTPUT PLUG SIGNAL FORMAT control command.

5) **Stop high-speed reproduction**

A controller instructs a source device to stop high-speed reproduction using WIND control command with STOP subfunction defined in AV/C Tape Recorder/Player Subunit Specification[R8]. This command does not affect the configuration of serial bus output plug.

**A.2.2 Example 2**

A controller is embedded in a source device as shown in Figure A.2

1) **Inquiry of command implementation**

A controller checks if a destination device implements INPUT PLUG SIGNAL FORMAT control command using SPECIFIC INQUIRY command. The controller can confirm the destination device implements the corresponding transmission rate by setting the TR bits in the FDF to values other than 002. If the destination device responses IMPLEMENTED, then the following procedure is proceeded.

Note: INQUIRY from controller is not necessary for every event. Once implementation is confirmed, this step can be skipped.

2) **Configure serial bus input plug**

A controller configures a serial bus input plug of a destination device using INPUT PLUG SIGNAL FORMAT control command. For example, when the controller makes the destination device set in high-speed transmission, the controller uses INPUT PLUG SIGNAL FORMAT control command where the TR bits in the FDF has values other than 002.

3) **Establish connections**

A connection between a source device and a destination device is established according to the procedure described in IEC61883-1 [R3].

4) **Start high-speed recording**

A controller instructs a destination device to start high-speed recording using RECORD control command with RECORD recording mode defined in AV/C Tape Recorder/Player Subunit Specification[R8]. When the command is ACCEPTED, the destination device starts to record an
incoming data in the transmission rate that has been configured by the INPUT PLUG SIGNAL FORMAT control command.

5) Stop high-speed recording

A controller instructs a destination device to stop high-speed recording using WIND control command with STOP subfunction.